Abstract: This article makes a brief review of the most important results obtained by the authors and their collaborators during the last four years in the field of the development of metal-insulator-silicon structures with dielectric film containing silicon nanocrystals, which are suitable for applications in radiation dosimetry. The preparation of SiOx films is briefly discussed and the annealing conditions used for the growth of silicon nanocrystals are presented. A two-step annealing process for preparation of metal-oxide-semiconductor structures with three-layer gate dielectrics is described. Electron Microscopy investigations prove the Si nanocrystals growth, reveal the crystal spatial distribution in the gate dielectric and provide evidences for the formation of a top SiO 2 layer when applying the two-step annealing. Two types of MOS structures with three region gate dielectrics were fabricated and characterized by high frequency capacitance/conductancevoltage (C/G-V) measurements. The effect of gamma and ultraviolet radiation on the flatband voltage of preliminary charged metal-oxide-semiconductor structures is investigated and discussed.
Introduction
Registration of ionizing radiation remains one of the most important problems in the field of control of nuclear wastes, nuclear power stations, in medicine and space investigations. The most commonly used dosimeters in radiotherapy for more than thirty years have been thermoluminescent dosimeters (TLDs) and silicon diodes [1] . TLDs are small in size, accurate and wireless but the reading process is an important drawback of TLDs because it is performed off-line; the readout is time consuming and the data information is lost during the readout process. The diode dosimeters have greater sensitivity and low processing time (seconds) compared to TLDs (hours). The readout process of a diode dosimeter is instantaneous, but this requires connection with cables during irradiation. Also, the diode dosimeter measurement is temperature sensitive and dependent on the radiation beam energy [2] .
Application of metal-oxide-semiconductor (MOS) field effect transistors (FETs) was first proposed for monitoring of radiation doses in spacecraft [3] . MOSFETS are now in use in personal dosimetry (dose range: milli-rad to 1 krad), spacecraft (10 rad to 0.5 Mrad) and in the last ten years they were used for medical applications (1 rad to 50 krad) [4, 5] . MOSFET dosimeters are useful because of their good sensitivity as well as excellent compatibility with existing microelectronic technology. Similarly to diodes, they provide an immediate response and, like TLDs, can be used without applying an electric field during irradiation. It is possible to combine this type of radiation sensor with electronic circuitry for data processing and communication on the same chip, which consequently allows for the design of very small dosimeters. Other advantages of the MOSFET dosimeters are the permanent storage of the post-radiation signal and dose rate independency [6] . As a drawback, MOSFETs exhibit temperature dependence of the dose reading; but this can be overcome within the electronics [1, 2] .
Two types of MOSFETs are used for detection of ionizing radiation: radiation-sensing field effect transistors (RADFET) [7] [8] [9] [10] [11] and floating gate (FG) MOSFETs [12] [13] [14] [15] [16] . Normally the RADFET is a p-channel MOS transistor with a SiO 2 gate grown at specific conditions. Its thickness is around 1 µm. The ionizing radiation generates electronhole pairs in the gate oxide of the MOSFET, as well as defects at the SiO 2 /Si interface. Electrons, whose mobility in SiO 2 at room temperature is about 4−5 orders of magnitude greater than holes, quickly move out of the gate while the holes are trapped in the oxide increasing the oxide charge (∆Q ot ). The increased density of interface states leads to a change of the SiO 2 /Si interface charge (∆Q it ). Assuming that the main part of the radiation generated holes are trapped in defects close to the silicon dioxide/silicon interface, the integrated irradiation dose can be directly related to the change in the transistor threshold voltage i.e.
where Cox is the oxide capacitance. The unbiased RADFETs are not sensitive enough and sufficiently stable in their performance. In order to ensure the high sensitivity and good stability of these dosimeters a voltage is applied on the control gate to generate an electric field. This requires the use of cabling during irradiation, which is inconvenient in many cases. The radiation induced creation of defects and trap filling during irradiation require a suitable treatment to recover the dosimeter to its initial state and thus make possible dosimeter reuse. Active investigations are in progress aiming to find an effective treatment procedure. Thermal and UV annealing procedures have already been applied [17, 18] . Promising pulse current annealing allowing fast recovery of the MOSFETs has also been subject of very recent investigations [19, 20] .
A conventional floating gate device comprises a MOS transistor with a thin conductive layer; usually highly doped polycrystalline Si, stacked between two oxide films. In a FG MOSFET dosimeter the floating gate is charged before irradiation by electron injection from the control gate [12, 13] or substrate [21] . Thus an electric field is created in the oxide layer and that field ensures high dosimeter sensitivity without the application of an external bias during irradiation, which makes the use of FG MOSFET dosimeter convenient. The charge removed from the floating gate is used as the metric for measuring dose. An advantage of the FG dosimeter is that its initial state can be easily defined by proper initial charging of the floating gate -and this facilitates the reuse of the FG MOSFET dosimeter.
The insulation of the floating gate from the channel and the control gate is imperative for both memory cell and dosimeter applications. A single leakage path through existing or radiation created defects could completely discharge the floating gate; strongly affecting the dosimeter's reliability. The problem can be overcome by the usage of nanocrystals as discrete charge storage nodes; in this case a single leakage path will discharge a few nearest nanocrystals and this will not lead to significant decrease of the trapped charge and of the internal electric field. Recently, experiments have been reported [22] on floating gate MOSFETs containing Ge nanocrystals in the oxide layer. It has been shown that the presence of nanocrystals improves the radiation resistance of the detectors but shifts the sensitivity range to quite high doses.
In this work we shortly describe recent results obtained by the authors and their collaborators regarding the application of floating gate MOS structures with a distributed FG as solid state dosimeters for ionizing radiation. The floating gate consists of silicon nanocrystals embedded in a SiO 2 matrix. Results on the possibility for application of such MOS structures as ultraviolet (UV) dosimeters are also presented. The interest in UV dosimetry arises from the fact that although UV light has no ionizing effect, it can also be harmful to people. However, the effects of UV on health can be beneficial -as in the case of its effect on vitamin D status. Also, detection of UV light is used in chemical and biological analysis. Therefore, the scientific research on development of UV dosimeters is quite comprehensive. UV light is usually divided into three regions: UV-A (320 nm−400 nm), UV-B (280 nm−320 nm), and UV-C (10 nm−280 nm) [23] . UV-C light has the largest photon energy but most of it is absorbed by the atmospheric ozone layer, UV-B passes partially through the atmospheric ozone layer and can lead to skin cancer, UV-A has the smallest photon energy and causes less harm for people. However, this does not mean that UV-A radiation has no impact on human health. It penetrates much deeper into human skin tissue than UV-B, resulting in impacts that may take many years to manifest [24] . The common types of photodetectors include p-i-n, metal-semiconductor-metal (MSM), and metal-insulatorsemiconductor (MIS) structures [25] . MIS photodetectors, with a simpler process than the pn-junction photodetector and a lower dark current than the MSM photodetector, have been developed for light detection in these three UV regions. The experimental results presented in this paper demonstrate a possibility to use FG MOS structures with a three region gate dielectric containing Si nanocrystals for UV-A radiation detection. The silicon wafers were cleaned chemically using a standard procedure for the microelectronics industry. Details on the film deposition procedure can be found in Ref. [26] . The film composition has been determined by means of Rutherford back scattering [26] . All as-deposited layers were annealed at 250 ∘ C for 30 min in an Ar atmosphere to keep them stable at standard ambient conditions. Normally Si nanocrystals are grown by an additional annealing at 1000 ∘ C in N 2 atmosphere for 60 min. The growth of isolated randomly distributed Si NCs in a SiO 2 matrix (Si-SiO 2 composite) has been proven by X-ray Photoelectron Spectroscopy (XPS) [27] , infrared transmission [28, 29] and Transmission Electron Microscopy (TEM) investigations. The TEM results have shown an average NC size of 3−5 nm in the x = 1.3 films and 4−6 nm in the x = 1.15 ones [29, 30] . The top 6−7 nm of the SiOx film are depleted of NCs and atomic force microscopy measurements revealed that the films annealed at 1000 ∘ C have a smooth surface. The Si volume fraction (filling factor f ) determined is f = 0.2 and 0.28 for the films with x = 1.3 and 1.15, respectively [28] . More details on the film preparation and previously obtained Si-SiO 2 characteristics can be found in Ref.
[31].
Preparation of MOS structures with three region gate dielectric
Two types of MOS capacitors with a three layer gate dielectric were fabricated on n-or p-type (100) c-Si (4−6 and 1 Ω×cm, respectively). Fig. 1 shows schematically a crosssection of the MOS structures used in dosimetry measurements. The first step in the preparation of both types of capacitors was thermal growth of a thin SiO 2 layer in dry O 2 atmosphere at 850 ∘ C or 1000 ∘ C. The thickness of the resultant SiO 2 was 3.9 nm at 850 ∘ C and ∼15 nm at 1000 ∘ C.
The second step was deposition of a SiOx film with x = 1.15 or 1.3. In the Group I MOS capacitors the thickness of the SiOx films was 15 nm and an additional SiO 2 layer having thickness of about 60 nm was deposited by radio frequency sputtering on the top of the SiOx film. After the formation of the gate dielectric stack the samples were annealed at 1000
∘ C for 60 minutes in nitrogen. Previous studies have revealed [32, 33] that an oxide region was formed between the nanocrystals and the adjacent films with thickness ≥3 nm. Thus a three layer SiO 2 (>7 nm)/Si-SiO 2 (∼12 nm)/SiO 2 (∼60 nm) gate dielectric was formed.
In the Group II MOS capacitors, the SiOx layer was 50 or 100 nm and no deposition of a SiO 2 layer on the top of it was performed. Instead a two-step annealing procedure was applied. It includes an annealing in pure N 2 followed by a second annealing in 90% N 2 +10% O 2 atmosphere. For all MOS structures the total annealing time was 60 min and hence one can expected that the nanocrystals grown far from the top surface will have approximately the same size as in the case of 60 min N 2 annealing. The new two-step annealing process applied for the preparation of Group II MOS capacitors [29, 31, 34] is simpler and cost effective; only a single vacuum deposition technique is used when applying this approach.
The formation of three region gate dielectric has been investigated by Lattice-resolution transmission electron microscopy carried out at 200 kV with a JEOL 2010 LaB6 microscope. Cross-sectional TEM (XTEM) samples were produced by gluing two samples film-to-film and then cutting vertical sections, which were ground and milled from both sides to electron transparency. XTEM images of SiOx films with ∼100 nm thickness annealed for ∘ C was applied. The micrograph proves the existence of three layers in the gate dielectric: (i) thermal oxide at the c-Si surface, (ii) composite Si-SiO 2 layer in the middle and (iii) top SiO 2 are clearly distinguished. As mentioned above under a 60 min annealing in N 2 the SiOx films exhibit nanocrystals all along the film thickness except for a thin (∼5 nm) region at the top surface, which is due to native oxide formation after exposure to air. 
Electrical characterization of MOS structures with three region gate dielectric
In order to explore the effect of gamma radiation Al metallization on the top surface of MOS capacitors from Group I was performed through a mask to produce top electrodes (referred from now on as 'control gates'). The effect of UV irradiation was studied on MOS capacitors with semitransparent top gold electrodes formed by thermal evaporation through a mask. The thickness of the Au contacts was ∼10 nm. For all structures Al thin film was used as a back contact. Both types of capacitors had an area of 2 × 10 −3 cm 2 . The fabricated MOS structures were characterized electrically by Capacitance/Parallel Conductance−Voltage (C/G−V) and Current−Voltage (I−V) measurements using Agilent E4980A Precision LCR Meter and Agilent B1500A Semiconductor Device Analyzer. The electrical quality of Metal-Oxide-Semiconductor structures can be estimated by (C−V) and (G−V) measurements. From the position of the C−V curve the value of the oxide charges in the dielectric layer can be obtained, while the defect density at the silicon oxide/c-Si wafer interface can be estimated from the slope of the C-V curve or using the conductance method [35] . Fig. 4 shows typical capacitance vs. gate voltage dependences of a Group I MOS structure with Si nanocrystals grown by 30 min annealing. As known, the accumulation capacitance of MOS capacitors with leakage current through the gate dielectric is frequency dependent [36] .
The observed coincidence of the curves in Fig. 4 indicates that the dielectric layer of the fabricated samples has excellent insulating properties. The inset shows the simultaneously measured parallel conductance G corrected for series resistance. Very small peak values of the conductance were measured, in the range 10 −8 − 10 −6 S, depending on the test signal frequency. This observation indicates very low defect density at the c-Si wafer/dielectric interface. Using the conductance method [35, 37] the interface state density was calculated [34] . [29] . The electric fields were calculated taking into account that the main part of the voltage drop is in the silicon oxide and assuming that its thickness is of ∼20 nm in the control and N 2 annealed samples and of ∼40 nm in the N 2 /N 2 +O 2 annealed three-layer sample. Besides, the slope of the I-V curves of the N 2 and N 2 /N 2 +O 2 annealed samples is higher than the slope of the control structure. This observation can be related to transformation of the SiOx matrix to stoichiometric oxide with embedded Si NCs which results in reduction of the trap density. In addition, the two-step annealing reduces the current at lower voltages from ∼350 pA in the control and N 2 samples to less than 100 pA. Thus the I-V data obtained for the two-step annealed structures are in agreement with the TEM results showing formation of two regions, Si-SiO 2 and SiO 2 , in the SiOx film and indicate a high quality of the top SiO 2 region. 
MOS structure response to gamma radiation
Samples from Group I were subjected to various integral gamma irradiation doses from 3 to 200 Gy which were accumulated in steps at a dose rate of 37 Gy/h. The gamma radiation modification was carried out in air of 75 to 80% humidity by means of 38 000 Ci 60 Co source (average energy E = 1.25 MeV) [31, 33] . Prior to gamma irradiation an initial flatband voltage ∆V FB0 of each dosimeter was pre-set by applying voltage pulses to the control gate with positive or negative polarity and with various amplitudes and durations. The positive pulses charge Si nanocrystals with electrons injected from the crystalline silicon wafer, while the negative ones charge NCs with holes. Fig. 6 shows the initial as well as the shifted C-V curve obtained after charging a structure on p-Si with six sequential 10 V/5 s pulses. C-V characteristics were measured after each charging pulse in both directions in a narrow interval (0 -2 V) in order to avoid change in the charge state of the nanocrystals; no hysteresis has been obtained. Retention time (the time that the initial charge was retained before irradiation) is an important parameter of the suggested dosimeters. The combination of a thicker than 7 nm SiO 2 layer between the nanocrystals and the c-Si wafer with a relative thick control oxide (60 nm) has resulted in a long retention time [33] depicted in the inset of Fig. 6 . The retention characteristics of both structures are very good. Two weeks after charging the structures they showed an average relative change of the flatband voltage due to discharging at ambient conditions of ∼2%. Similar curves were measured for structures made on n-Si substrates.
Charged samples were irradiated and various integral gamma irradiation doses from 3 to 200 Gy were accumulated in several steps. Fig. 7 shows flatband voltage changes versus absorbed dose for two capacitors with initial flatband voltage shift of ∆V FB0 = 0.67 and 0.8 V. It is seen that in the 0−100 Gy dose interval the two curves have similar shape; both ∆V FB vs. dose dependences nearly coincide and the obtained sensitivities for the linear region are S ∼2.1 and 2.3 mV/Gy. No correlation between ∆V FB0 and S was found [33] . At doses higher than 100 Gy the sensitivity is reduced. At this stage the sensitivity of the Group I structures is significantly (10−100 times) smaller than the sensitivity of the available commercial dosimeters. However one should take into account that the thicker the gated oxide, the higher the dosimeter sensitivity. A quadratic sensitivity increase with the oxide thickness has been reported in Ref. [38] . As mentioned above, the gate oxide thickness in the commercial RADFETs is close to 1000 nm, while the region with Si NCs in the Group I MOS capacitors, in which mainly the internal electric field separates the radiation created electron-hole pairs, is only 15 nm. Therefore, further experiments on MOS capacitors with thicker Si-SiO 2 region and different control oxide thicknesses will be carried out in order to increase the sen- sitivity of our structures. It is worth doing investigations on such MOS structures since the presence of Si NCs in the gate oxide is expected to increase the dosimeter radiation hardness; i.e. the appearance of a few leakage paths will not cause an appreciable change in the dosimeter performance.
We assume that the preliminary silicon nanocrystal charging creates local internal electric field around each preliminary charged nanocrystal. Like in RADFETs, in the proposed dosimeters the exposure to ionizing radiation generates electron-hole pairs in the SiO 2 but the charge separation in the proposed dosimeters should occur in a different way than in RADFETs. The generated carriers are further separated by local electric fields. If NCs are negatively charged the holes generated in the SiO 2 are swept towards the nanocrystals, where they recombine with a part of the trapped electrons and reduce the net charge, while the generated electrons are swept towards the gate electrode or c-Si wafer. The discharge of the nanocrystals causes change of the MOS structure flatband voltage, which is a measure of the absorbed dose. When the adsorbed dose increases the charge stored in silicon nanocrystals decreases. The observed sensitivity reduction at doses higher than 100 Gy has been related to decrease of the oxide internal electric field due to Si nanocrystals discharging. We would like to notice that here studied MOS capacitors show considerably higher sensitivity than the sensitivity reported for MOS structures containing Ge NCs [15] ; for example, the Ge NC dosimeters showed ∆V FB = 0.3 V at an irradiation dose of ∼750 Gy while in our capacitors such flatband voltage change has been registered for doses less that 200 Gy. This difference is probably due to the different initial charge states of the gate dielectric. In this study the structures are charged prior to irradiation, which creates an internal electric field in the gate stack. This field facilitates the separation of the radiation created electron-hole pairs and results in high sensitivity to low irradiation doses.
To test the possibility of reusing this type of dosimeters (Group I) [33] , structures irradiated to 200 Gy were recharged to the same ∆V FB0 and a second -irradiation cycle was carried out under the same conditions. The dependences of the flatband voltage changes on the dose obtained after the second irradiation were similar to those obtained after the first one but the second irradiation caused smaller response (Fig. 8) . It can be assumed that the higher sensitivity observed in the first irradiation cycle is partially due to capturing of holes in existing and/or radiation-generated deep traps in the top sputtered SiO 2 and/or in defects at the sputtered SiO 2 /Si-SiO 2 interface. This process is irreversible at room temperature; all these traps are full during the second irradiation cycle; their contribution to the sensitivity is marginal and this causes the observed sensitivity reduction. Further experiments on sample annealing will enable the finding of proper conditions for multiple usages of these dosimeters. In order to check this assumption, third and fourth irradiation cycles will be carried out.
MOS structure response to ultraviolet light
In these experiments MOS structures from Group II were used [29, 32, 39, 40] . Ultraviolet illumination through the semi-transparent gold electrodes was carried out with a commercial emitting source consisting of nine UV light emitting diodes (LEDs). The LEDs power supply voltage is 4.5 V, the nominal forward current is 20 mA, the band is at 395−400 nm and the emitted power is 10.4 mW/cm 2 . At a distance of 3.5 cm between the LED source and the MOS structure the incident UV power decreases to 5 mW/cm 2 .
This distance was used in the UV experiments.
The UV experiments were carried out in the following way: first, a MOS capacitor with Au top electrode was charged positively or negatively by applying a voltage sweep between a given positive or negative voltage and 0 V. The charged capacitor was illuminated with UV light in steps of 10 s until a total illumination time of 2 min was reached. After each 10 s illumination the C-V curve was plotted and the flatband voltage obtained was used as a measure of the device charge state. The effect of the UV light can be explained as follows. The energy corresponding to wavelengths in the 395−400 nm range is between 3.14 and 3.1 eV. Assuming that the energy barrier between the Si nanocrystal conduction band and the bottom of the SiO 2 conduction band is approximately the same as in the case of bulk Si, 3.1 eV [41] , the energy of the UV light is enough to excite electrons trapped in nanocrystals or in SiO 2 defects close to the nanocrystal/SiO 2 interface into the conduction band of the SiO 2 matrix. The internal electric field drives the photo-excited electrons out of the Si NCs-SiO 2 layer towards the Si wafer or the top Al contact. The defects that can be discharged are disposed at approximately 3.14 eV below the SiO 2 conduction band or slightly deeper because the internal electric field decreases the nanocrystal/SiO 2 barrier height. Fig. 9 shows the variation of V FB under UV illumination of negatively and positively charged MOS capacitors. The charged MOS structures showed good retention times of the trapped electrons under short-circuit conditions in the dark as well as under white light LED illumination. No change of the flatband voltage was also observed under white light illumination at a positive bias applied to the Au electrode for times greater than the UV illumination times. Therefore the shifts presented in Fig. 9 are entirely due to discharging of nanocrystals under UV light excitation. As seen from the figure negative charging with (−12, 0) V and (−14, 0) V sweeps leads to initial flatband shifts which are close to each other. Hence, the values of the initially trapped negative charge, as well as of the internal electric field in the gate dielectric, are similar and this explains the similarity in the shape of the corresponding discharge curves. For both curves the initial slope is around (−10 mV/s), while the slope after 100 s illumination is approximately (−2.5 mV/s). However, positive charging with (+12, 0) V and (+14, 0) V sweeps leads to a larger difference in the initial charge states and to a substantial difference in the discharge curves. The initial curve slopes are approximately 5.3 and 12 mV/s, respectively, while the final ones are closer to each other: 2 and 3 mV/s. A detailed study of the influence of the initial charge state, sign of the trapped charge, as well as of the bias applied during UV illumination on the discharge process is in progress.
The effect of the external voltage V b applied to the top electrode during the UV illumination has also been studied. The curves in Fig. 10 were obtained on a MOS capacitor preliminary charged with (−18 V) for 10 s at applied bias of V b = 0 V and 1 V [40] . It is seen that the application of positive bias V b = 1 during illumination leads to faster discharge (curve 2) when compared to V b = 0 (curve 1). For example, after UV illumination of 120 s the ∆V FB change for curve 2 is ∼0.6 V while for curve 1 it is ∼0.3 V. This can be explained by keeping in mind that the external voltage increases the electric field in the gate dielectric and the electrons excited by the UV light can reach easier the metal electrode.
The described results on the UV response of the MOS structures with Si NCs indicate that these structures can be used in UV dosimeters. However an independent calibration is necessary for each dosimeter using such MOS structure and for each operation regime (unbiased and external bias application). 
Conclusions
Recent authors' results on preparation of MOS structures containing Si nanocrystals in a SiO 2 matrix and the response of the structures to gamma and UV-radiation have been presented. Two types of MOS structures with three layer gate dielectrics were investigated; the first type of structures were prepared by using two vacuum deposition techniques (thermal evaporation and radio frequency sputtering) while for the fabrication of the second type only thermal evaporation in vacuum was used in combination with a new two-step annealing process. The above described results indicate that both developed techniques for preparation of MOS structures with three region gate dielectrics containing Si NCs are well suited for preparation of new types of radiation detectors. All processing steps including the thermal annealing required for Si NC formation are compatible with the contemporary CMOS technology.
The response of the MOS structures to both gamma and UV radiation was detected after a preliminary charging of the Si NCs in the gate dielectric. The detector operation is based on generation of electron-hole pairs in the SiO 2 , when the structure is exposed to ionizing radiation, which is followed by separation of the generated carriers by the local internal electric field created by charged nanocrystals. It is important that upon a negative preliminary charging of the Si NCs no spontaneous nanocrystal discharge occurs for more than 2 weeks. Thus, the total dose can be determined with a good accuracy without applying an electric field during irradiation and the information about the dose received is stored for a long time. The gamma irradiation with doses in the range 0−100 Gy causes approximately linear variation of the flatband voltage. The UV illumination through semi-transparent Au top electrode also causes discharge of previously charged MOS structures and the discharge rate depends on the sign of the trapped charge, as well as on the internal electric field in the dielectric.
